View ADA4896-2ACP-EBZ_4388179.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 nv/hz, low power, rail-to-rail output amplifiers data sheet ada4896-2 / ada4897-1 / ada4897-2 rev. b information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2012 analog devices, inc. all rights reserved. features low wideband noise 1 nv/hz 2.8 pa/hz low 1/f noise: 2.4 nv/hz at 10 hz low distortion: ?115 dbc at 100 khz, v out = 2 v p-p low power: 3 ma per amplifier low input offset voltage: 0.5 mv maximum high speed ?3 db bandwidth: 230 mhz (g = +1) slew rate: 120 v/s settling time to 0.1%: 45 ns rail-to-rail output wide supply range: 3 v to 10 v disable feature ( ada4897-1 / ada4897-2 ) applications low noise preamplifier ultrasound amplifiers pll loop filters high performance adc drivers dac buffers general description the ada4896-2 / ada4897-1 / ada4897-2 are unity-gain stable, low noise, rail-to-rail output, high speed voltage feedback amplifiers that have a quiescent current of 3 ma. with a 1/f noise of 2.4 nv/hz at 10 hz and a spurious-free dynamic range of ?80 dbc at 2 mhz, the ada4896-2 / ada4897-1 / ada4897-2 are ideal solutions in a variety of applications, including ultrasound, low noise preamplifiers, and drivers of high performance adcs. the analog devices, inc., proprietary next-generation sige bipolar process and innovative architecture enable such high performance amplifiers. the ada4896-2 / ada4897-1 / ada4897-2 have 230 mhz bandwidth, 120 v/s slew rate, and settle to 0.1% in 45 ns. with a wide supply voltage range of 3 v to 10 v, the ada4896-2 / ada4897-1 / ada4897-2 are ideal candidates for systems that require high dynamic range, precision, low power, and high speed. the ada4896-2 is available in 8-lead lfcsp and 8-lead msop packages. the ada4897-1 is available in 8-lead soic and 6-lead sot-23 packages. the ada4897-2 is available in a 10-lead msop package. the ada4896-2 / ada4897-1 / ada4897-2 operate over the extended industrial temperature range of ?40c to +125c. functional block diagram nc 1 ?in 2 +in 3 ? v s 4 8 +v s 7 out 6 nc 5 09447-101 disable figure 1. 8-lead soic ( ada4897-1 ) 0 1 2 3 4 5 6 7 8 frequency (hz) 1 10 100 1k 10k 100k 1m 5m voltage noise (nv/ hz) 09447-102 v s = 5v figure 2. voltage noise vs. frequency table 1. other low noise amplifiers v n (nv/hz) supply part no. at 1 khz at 100 khz bw (mhz) voltage (v) ad797 0.9 0.9 8 10 to 30 ad8021 5 2.1 490 5 to 24 ad8099 3 0.95 510 5 to 12 ad8045 6 3 1000 3.3 to 12 ada4899-1 1.4 1 600 5 to 12 ada4898-1 / ada4898-2 0.9 0.9 65 10 to 32 table 2. complementary adcs part no. bits speed (msps) power (mw) ad7944 14 2.5 15.5 ad7985 16 2.5 15.5 ad7986 18 2 15
ada4896-2/ada4897-1/ada4897-2 data sheet rev. b | page 2 of 28 table of contents features .............................................................................................. 1 ? applications ....................................................................................... 1 ? general description ......................................................................... 1 ? functional block diagram .............................................................. 1 ? revision history ............................................................................... 2 ? specifications ..................................................................................... 3 ? 5 v supply ................................................................................... 3 ? +5 v supply ................................................................................... 4 ? +3 v supply ................................................................................... 6 ? absolute maximum ratings ............................................................ 8 ? thermal resistance ...................................................................... 8 ? maximum power dissipation ..................................................... 8 ? esd caution .................................................................................. 8 ? pin configurations and function descriptions ........................... 9 ? typical performance characteristics ........................................... 11 ? theory of operation ...................................................................... 17 ? amplifier description ................................................................ 17 ? input protection ......................................................................... 17 ? disable operation ...................................................................... 17 ? dc errors .................................................................................... 18 ? bias current cancellation ......................................................... 18 ? noise considerations ................................................................. 19 ? capacitance drive ...................................................................... 19 ? applications information .............................................................. 20 ? typical performance values ...................................................... 20 ? low noise, gain selectable amplifier ..................................... 21 ? medical ultrasound applications ............................................ 22 ? layout considerations ............................................................... 24 ? outline dimensions ....................................................................... 25 ? ordering guide .......................................................................... 27 ? revision history 4/12rev. a to rev. b changed 6-lead single sot-23 (ada4897-1) thermal reistance from 306c/w to 150c/w ........................................... 8 changes to figure 3 .......................................................................... 8 10/11rev. 0 to rev. a added ada4897-2 and 10-lead msop ......................... universal change to table 1 ............................................................................. 1 changes to table 3 ............................................................................ 3 changes to table 4 ............................................................................ 4 changes to table 5 ............................................................................ 6 changes to table 7 and figure 3 ..................................................... 8 changes to figure 4, table 8, and table 9 ..................................... 9 added figure 8 and table 10; renumbered sequentially ......... 10 changed summary statement for typical performance characteristics section ................................................................... 11 changes to figure 18 ...................................................................... 12 change to figure 20 ....................................................................... 12 change to figure 26; moved figure 26........................................ 13 changes to figure 37 ...................................................................... 15 changes to amplifier description section, disable operation section, figure 44, and figure 45 ................................................. 17 added bias current cancellation section, figure 47, table 11, and table 12 .................................................................... 18 changes to table 13 ....................................................................... 20 changes to low noise, gain selectable amplifier section and figure 52 ................................................................................... 21 deleted figure 51 ............................................................................ 22 changes to power supply bypassing section ............................. 24 moved figure 57 ............................................................................. 25 moved figure 58 ............................................................................. 26 added figure 60 ............................................................................. 27 changes to ordering guide .......................................................... 27 7/11revision 0: initial version
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 3 of 28 specifications 5 v supply t a = 25c, g = +1, r l = 1 k to ground, unless otherwise noted. table 3. parameter test conditions/comments min typ max unit dynamic performance ?3 db bandwidth g = +1, v out = 0.02 v p-p 230 mhz g = +1, v out = 2 v p-p 30 mhz g = +2, v out = 0.02 v p-p 90 mhz bandwidth for 0.1 db flatness g = +2, v out = 2 v p-p, r l = 100 7 mhz slew rate g = +2, v out = 6 v step 120 v/s settling time to 0.1% g = +2, v out = 2 v step 45 ns settling time to 0.01% g = +2, v out = 2 v step 90 ns noise/harmonic performance harmonic distortion (sfdr) v out = 2 v p-p f c = 100 khz ?115 dbc f c = 1 mhz ?93 dbc f c = 2 mhz ?80 dbc f c = 5 mhz ?61 dbc input voltage noise f = 10 hz 2.4 nv/hz f = 100 khz 1 nv/hz input current noise f = 10 hz 11 pa/hz f = 100 khz 2.8 pa/hz 0.1 hz to 10 hz noise g = +101, r f = 1 k, r g = 10 99 nv p-p dc performance input offset voltage ?500 ?28 +500 v input offset voltage drift 0.2 v/c input bias current ?17 ?11 ?4 a input bias current drift 3 na/c input bias offset current ?0.6 ?0.02 +0.6 a open-loop gain v out = ?4 v to +4 v 100 110 db input characteristics input resistance common-mode 10 m differential 10 k input capacitance common-mode 3 pf differential 11 pf input common-mode voltage range ?4.9 to +4.1 v common-mode rejection ratio (cmrr) v cm = ?2 v to +2 v ?92 ?120 db output characteristics output overdrive recovery time v in = 5 v, g = +2 81 ns output voltage swing positive r l = 1 k 4.85 4.96 v r l = 100 4.5 4.73 v negative r l = 1 k ?4.85 ?4.97 v r l = 100 ?4.5 ?4.84 v output current sfdr = ?45 dbc 80 ma short-circuit current sinking/sourcing 135 ma capacitive load drive 30% overshoot, g = +2 39 pf b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 4 of 28 parameter test conditions/comments min typ max unit power supply operating range 3 to 10 v quiescent current per amplifier 2.8 3.0 3.2 ma disable = ?5 v 0.13 0.25 ma power supply rejection ratio (psrr) positive +v s = 4 v to 6 v, ?v s = ?5 v ?96 ?125 db negative +v s = 5 v, ?v s = ?4 v to ?6 v ?96 ?121 db disable pin ( / ) ada4897-1 ada4897-2 disable voltage enabled >+v s ? 0.5 v disabled <+v s ? 2 v input current enabled disable = +5 v ?1.2 a disabled disable = ?5 v ?40 a switching speed enabled 0.25 s disabled 12 s +5 v supply t a = 25c, g = +1, r l = 1 k to midsupply, unless otherwise noted. table 4. parameter test conditions/comments min typ max unit dynamic performance ?3 db bandwidth g = +1, v out = 0.02 v p-p 230 mhz g = +1, v out = 2 v p-p 30 mhz g = +2, v out = 0.02 v p-p 90 mhz bandwidth for 0.1 db flatness g = +2, v out = 2 v p-p, r l = 100 7 mhz slew rate g = +2, v out = 3 v step 100 v/s settling time to 0.1% g = +2, v out = 2 v step 45 ns settling time to 0.01% g = +2, v out = 2 v step 95 ns noise/harmonic performance harmonic distortion (sfdr) v out = 2 v p-p f c = 100 khz ?115 dbc f c = 1 mhz ?93 dbc f c = 2 mhz ?80 dbc f c = 5 mhz ?61 dbc input voltage noise f = 10 hz 2.4 nv/hz f = 100 khz 1 nv/hz input current noise f = 10 hz 11 pa/hz f = 100 khz 2.8 pa/hz 0.1 hz to 10 hz noise g = +101, r f = 1 k, r g = 10 99 nv p-p dc performance input offset voltage ?500 ?30 +500 v input offset voltage drift 0.2 v/c input bias current ?17 ?11 ?4 a input bias current drift 3 na/c input bias offset current ?0.6 ?0.02 +0.6 a open-loop gain v out = 0.5 v to 4.5 v 97 110 db b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 5 of 28 parameter test conditions/comments min typ max unit input characteristics input resistance common-mode 10 m differential 10 k input capacitance common-mode 3 pf differential 11 pf input common-mode voltage range 0.1 to 4.1 v common-mode rejection ratio (cmrr) v cm = 1 v to 4 v ?91 ?118 db output characteristics output overdrive recovery time v in = 0 v to 5 v, g = +2 96 ns output voltage swing positive r l = 1 k 4.85 4.98 v r l = 100 4.8 4.88 v negative r l = 1 k 0.15 0.014 v r l = 100 0.2 0.08 v output current sfdr = ?45 dbc 70 ma short-circuit current sinking/sourcing 125 ma capacitive load drive 30% overshoot, g = +2 39 pf power supply operating range 3 to 10 v quiescent current per amplifier 2.6 2.8 2.9 ma disable = 0 v 0.05 0.18 ma power supply rejection ratio (psrr) positive +v s = 4.5 v to 5.5 v, ?v s = 0 v ?96 ?123 db negative +v s = 5 v, ?v s = ?0.5 v to +0.5 v ?96 ?121 db disable pin ( / ) ada4897-1 ada4897-2 disable voltage enabled >+v s ? 0.5 v disabled <+v s ? 2 v input current enabled disable = +5 v ?1.2 a disabled disable = 0 v ?20 a switching speed enabled 0.25 s disabled 12 s b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 6 of 28 +3 v supply t a = 25c, g = +1, r l = 1 k to midsupply, unless otherwise noted. table 5. parameter test conditions/comments min typ max unit dynamic performance ?3 db bandwidth g = +1, v out = 0.02 v p-p 230 mhz g = ?1, v out = 1 v p-p 45 mhz g = +2, v out = 0.02 v p-p 90 mhz bandwidth for 0.1 db flatness g = +2, v out = 2 v p-p, r l = 100 7 mhz slew rate g = +2, v out = 1 v step 85 v/s settling time to 0.1% g = +2, v out = 2 v step 45 ns settling time to 0.01% g = +2, v out = 2 v step 96 ns noise/harmonic performance harmonic distortion (sfdr) f c = 100 khz, v out = 2 v p-p, g = +2 ?105 dbc f c = 1 mhz, v out = 1 v p-p, g = ?1 ?84 dbc f c = 2 mhz, v out = 1 v p-p, g = ?1 ?77 dbc f c = 5 mhz, v out = 1 v p-p, g = ?1 ?60 dbc input voltage noise f = 10 hz 2.3 nv/hz f = 100 khz 1 nv/hz input current noise f = 10 hz 11 pa/hz f = 100 khz 2.8 pa/hz 0.1 hz to 10 hz noise g = +101, r f = 1 k, r g = 10 99 nv p-p dc performance input offset voltage ?500 ?30 +500 v input offset voltage drift 0.2 v/c input bias current ?17 ?11 ?4 a input bias current drift 3 na/c input bias offset current ?0.6 ?0.02 +0.6 a open-loop gain v out = 0.5 v to 2.5 v 95 108 db input characteristics input resistance common-mode 10 m differential 10 k input capacitance common-mode 3 pf differential 11 pf input common-mode voltage range 0.1 to 2.1 v common-mode rejection ratio (cmrr) v cm = 1.1 v to 1.9 v ?90 ?124 db output characteristics output overdrive recovery time v in = 0 v to 3 v, g = +2 83 ns output voltage swing positive r l = 1 k 2.85 2.97 v r l = 100 2.8 2.92 v negative r l = 1 k 0.15 0.01 v r l = 100 0.2 0.05 v output current sfdr = ?45 dbc 60 ma short-circuit current sinking/sourcing 120 ma capacitive load drive 30% overshoot, g = +2 39 pf power supply operating range 3 to 10 v quiescent current per amplifier 2.5 2.7 2.9 ma disable = 0 v 0.035 0.15 ma b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 7 of 28 parameter test conditions/comments min typ max unit power supply rejection ratio (psrr) positive +v s = 2.7 v to 3.7 v, ?v s = 0 v ?96 ?121 db negative +v s = 3 v, ?v s = ?0.3 v to +0.7 v ?96 ?120 db disable pin ( / ) ada4897-1 ada4897-2 disable voltage enabled >+v s ? 0.5 v disabled ada4896-2/ada4897-1/ada4897-2 data sheet rev. b | page 8 of 28 absolute maximum ratings table 6. parameter rating supply voltage 11 v power dissipation see figure 3 common-mode input voltage ?v s ? 0.7 v to +v s + 0.7 v differential input voltage ? 0.7 v storage temperature range ?65c to +125c operating temperature range ?40c to +125c lead temperature (soldering 10 sec) 300c junction temperature 150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal resistance ja is specified for the worst-case conditions, that is, ja is specified for a device soldered in a circuit board for surface- mount packages. table 7 lists the ja for the ada4896-2 / ada4897-1 / ada4897-2 . table 7. thermal resistance package type ja unit 8-lead dual msop ( ada4896-2 ) 222 c/w 8-lead dual lfcsp ( ada4896-2 ) 61 c/w 8-lead single soic ( ada4897-1 ) 133 c/w 6-lead single sot-23 ( ada4897-1 ) 150 c/w 10-lead dual msop ( ada4897-2 ) 210 c/w maximum power dissipation the maximum safe power dissipation for the ada4896-2 / ada4897-1 / ada4897-2 is limited by the associated rise in junction temperature (t j ) on the die. at approximately 150 ? c, which is the glass transition temperature, the properties of the plastic change. even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the ada4896-2 / ada4897-1 / ada4897-2 . exceeding a junction temperature of 175 ? c for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality. the power dissipated in the package (p d ) is the sum of the quiescent power dissipation and the power dissipated in the die due to the ada4896-2 / ada4897-1 / ada4897-2 drive at the output. the quiescent power dissipation is the voltage between the supply pins (v s ) multiplied by the quiescent current (i s ). p d = quiescent power + ( total drive power ? load power ) ?? l out l out s ss d r v r v v ivp 2 2 ? ? ? ? ? ? ? ? ? ???? rms output voltages should be considered. if r l is referenced to ?v s , as in single-supply operation, the total drive power is v s i out . if the rms signal levels are indeterminate, consider the worst case, when v out = v s /4 for r l to midsupply. ?? ? ? l s ss d r v ivp 2 4/ ??? in single-supply operation with r l referenced to ?v s , worst case is v out = v s /2. airflow increases heat dissipation, effectively reducing ja . also, more metal directly in contact with the package leads and exposed paddle from metal traces, through holes, ground, and power planes reduces ja . figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature on a jedec standard 4-layer board. ja values are approximations. 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 ?45 ?35 ?25 ?15 ?5 5 15 25 35 45 55 65 75 85 95 105 115 125 maximum power dissip a tion (w) ambient temperature (c) 8-lead soic 8-lead lfcsp t j = 150c 09447-053 8-lead msop 6-lead sot-23 10-lead msop figure 3. maximum power dissipation vs. temperature for a 4-layer board esd caution
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 9 of 28 pin configurations and function descriptions notes 1. the exposed pad can be connected to gnd or power planes, or it can be left floating. 09447-022 ada4896-2 3 +in1 4 ?v s 1 out1 2 ?in1 6?in2 5+in2 8+v s 7out2 figure 4. 8-lead lfcsp pin configuration 09447-002 out1 1 ?in1 2 +in1 3 ?v s 4 +v s 8 out2 7 ?in2 6 +in2 5 ada4896-2 top view (not to scale) figure 5. 8-lead msop pin configuration table 8. ada4896-2 pin function descriptions pin no. mnemonic description 1 out1 output 1. 2 ?in1 inverting input 1. 3 +in1 noninverting input 1. 4 ?v s negative supply. 5 +in2 noninverting input 2. 6 ?in2 inverting input 2. 7 out2 output 2. 8 +v s positive supply. epad exposed pad (lfcsp only). the exposed pad can be connected to gnd or power planes, or it can be left floating. nc 1 ?in 2 +in 3 ?v s 4 8 +v s 7 out 6 nc 5 ada4 897-1 09447-016 disable nc = no connect. do not connec t to this pin. figure 6. 8-lead soic pin configuration ada4897-1 out 1 ?v s 2 +in 3 +v s 6 5 ?in 4 09447-017 disable figure 7. 6-lead sot-23 pin configuration table 9. ada4897-1 pin function descriptions pin no. soic mnemonic description sot-23 1, 5 n/a nc no connect. do not connect to these pins. 2 4 ?in inverting input. 3 3 +in noninverting input. 4 2 ?v s negative supply. 6 1 out output. 7 6 +v s positive supply. 8 5 disable disable. b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 10 of 28 out1 1 ?in1 2 +in1 3 ?v s 4 disable1 5 +v s 10 out2 9 ?in2 8 +in2 7 disable2 6 ada4897-2 09447-069 figure 8. 10-lead ms op pin configuration table 10. ada4897-2 pin function descriptions pin no. mnemonic description 1 out1 output 1. 2 ?in1 inverting input 1. 3 +in1 noninverting input 1. 4 ?v s negative supply. 5 disable1 disable 1. 6 disable2 disable 2. 7 +in2 noninverting input 2. 8 ?in2 inverting input 2. 9 out2 output 2. 10 +v s positive supply. b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 11 of 28 typical performance characteristics r l = 1 k, unless otherwise noted. when g = +1, r f = 0 ; otherwise, r f = 249 . ?6 ?5 ?4 ?3 ?2 ?1 0 1 2 0.1 1 10 100 300 normalized closed-loop gain (db) frequency (mhz) v s = +5v v out = 20mv p-p g = ?1 or g = +2 g = +10 g = +1 09447-010 ?5 ?4 ?3 ?2 ?1 0 1 2 0.1 1 10 100 500 normalized closed-loop gain (db) frequency (mhz) v s = 5v g = +1 20mv p-p 2v p-p 400mv p-p 100mv p-p 09447-008 figure 9. small signal frequency response vs. gain figure 12. frequency response for various output voltages ?0.3 ?0.2 ?0.1 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.1 1 10 50 normalized closed-loop gain (db) frequency (mhz) v s = +5v v out = 2v p-p g = +2 r l = 1k ? r f = r g = 249 ? r f = r g = 100 ? r f = r g = 49.9 ? 09447-061 ?5 ?4 ?3 ?2 ?1 0 1 2 0.1 1 10 100 500 normalized closed-loop gain (db) frequency (mhz) g = +1 v out = 20mv p-p v s = +5v v s = 5v v s = +3v 09447-005 figure 10. small signal frequency response vs. supply voltage figure 13. 0.1 db bandwidth at selected r f values ?5 ?4 ?3 ?2 ?1 0 1 2 100k 1m 10m 100m 1g normalized closed-loop gain (db) frequency (hz) v s = +5v g = +1 v out = 20mv p-p +125c +25c ?40c 09447-038 ?6 ?5 ?4 ?3 ?2 ?1 0 1 2 0.1 1 10 100 normalized closed-loop gain (db) frequency (mhz) v s = +5v v out = 2v p-p g = ?1 g = +1 g = +10 09447-006 figure 11. small signal frequency response vs. temperature figure 14. large signal frequency response vs. gain b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 12 of 28 ?3 ?2 ?1 0 1 2 3 4 0.1 1 10 100 normalized closed-loop gain (db) frequency (mhz) v s = +5v g = +2 r l = 100 ? v out = 20mv p-p c l = 0pf c l = 20pf c l = 39pf 09447-007 figure 15. small signal frequency response vs. capacitive load ? 50 frequency (mhz) 0.1 1 5 ?60 ?70 ?90 ?80 ?100 ?110 ?120 r l = 100 ? , third r l = 1k ? , second r l = 1k ? , third r l = 100 ? , second distortion (dbc) 09447-021 v s = +5v v out = 2v p-p g = +1 figure 16. harmonic distortion vs. frequency, g = +1 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ? 40 0.1 1 distortion (dbc) 5 frequency (mhz) v s = +5v v out = 2v p-p g = +5 r l = 1k ? , second r l = 1k ? , third r l = 100 ? , third r l = 100 ? , second 09447-041 figure 17. harmonic distortion vs. frequency, g = +5 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ? 30 ?40 0.1 1 distortion (dbc) 5 frequency (mhz) v s = +5v v out = 2v p-p g = +10 r l = 1k ? , second r l = 1k ? , third r l = 100 ? , second 09447-070 r l = 100 ? , third figure 18. harmonic distortion vs. frequency, g = +10 ? 50 frequency (mhz) 0.1 1 5 ?60 ?70 ?80 ?90 ?100 ?110 ?120 09447-026 distortion (dbc) 8v p-p, third 8v p-p, second 4v p-p, second 4v p-p, third v s = 5v g = +1 r l = 1k ? 2v p-p, second 2v p-p, third figure 19. harmonic distortion vs. frequency for various output voltages 0.1 1 5 ?130 ?120 ?110 ?100 ?90 ?80 ?70 ?60 ? 50 distortion (dbc) g = +2 r l = 1k ? frequency (mhz) v s = +3v, second v s = +3v, third v s = 5v, third v s = +5v, second v s = +5v, third v s = 5v, second 09447-045 figure 20. harmonic distortion vs. frequency for various supplies b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 13 of 28 ?240 ?220 ?200 ?180 ?160 ?140 ?120 ?100 ? 80 ?20 ?10 0 10 20 30 40 50 60 70 80 90 open-loop gain (db) frequency (hz) 10k 100k 1m 10m 100m 1g open-loop phase (degrees) phase 09447-044 gain figure 21. open-loop gain and phase vs. frequency 0 1 2 3 4 5 6 7 8 frequency (hz) 1 10 100 1k 10k 100k 1m 5m voltage noise (nv/ hz) 09447-027 v s = 5v figure 22. voltage noise vs. frequency 1 10 100 1 10 100 current noise (pa/ hz) frequency (hz) 1k 10k 100k 1m 5m v s = 5v 09447-060 figure 23. current noise vs. frequency 0 2 4 6 8 10 12 14 16 18 ?600 ?400 ?200 0 200 400 600 800 1000 number of parts offset voltage drift distribution (nv/c) v s = 5v 100 units = 309.2v/c 09447-066 figure 24. input offset voltage drift distribution ?10 0 10 output voltage (mv) g = +1 v out = 20mv p-p time = 100ns/div v s = +5v v s = +3v v s = 5v 09447-050 figure 25. small signal transient response for various supplies, g = +1 ?10 0 10 output voltage (mv) g = +2 v out = 20mv p-p time = 100ns/div v s = +3v v s = +5v v s = 5v 0 9447-040 figure 26. small signal transient response for various supplies, g = +2 b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 14 of 28 ?10 0 10 output voltage (mv) c l = 39pf c l = 0pf c l = 20pf v s = 5v g = +2 time = 100ns/div 09447-039 figure 27. small signal transient response for various capacitive loads output voltage (v) g = +1 g = +2 v s = 5v v out = 2v p-p time = 100ns/div 1.5 1.0 0.5 0 ?0.5 ?1.0 ?1.5 09447-009 figure 28. large signal transient response, g = +1 and g = +2 ?4 ?3 ?2 ?1 0 1 2 3 4 input and output voltage (v) v s = +5v g = +1 time = 100ns/div v out v in 09447-049 figure 29. input overdrive recovery time ?3 ?2 ?1 0 1 2 3 input and output voltage (v) v s = +5v g = +2 time = 100ns/div 2 v in v out 09447-051 figure 30. output over drive recovery time 0 50 100 150 200 250 0 100 200 300 400 500 600 700 800 900 average output overload recovery time (ns) overload duration (ns) v s = +5v g = +2 09447-055 figure 31. average output overload recovery time vs. overload duration 80.0 82.5 85.0 87.5 90.0 92.5 95.0 97.5 100.0 102.5 105.0 ?40 ?25 ?10 5 20 35 50 65 80 95 110 125 slew rate (v/s) temperature (c) v out = 3v p-p v s = +5v g = +2 rising edge falling edge 09447-052 figure 32. slew rate vs. temperature b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 15 of 28 v s = +5v g = +2 v out = 2v step r l = 1k ? time = 10ns/div settling time (%) 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 09447-028 figure 33. settling time to 0.1% ?130 ?120 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ?40 ?30 ? 20 1m 10m cmrr (db) frequency (hz) 100m 100k 10k 1k v s = +5v v cm = 2v p-p 09447-029 figure 34. cmrr vs. frequency ?130 ?120 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 0 1m 10m psrr (db) frequency (hz) 100m 100k 10k 1k v s = +5v v s = 2v p-p g = +1 ?psrr +psrr 09447-030 figure 35. psrr vs. frequency 0.01 0.1 1 10 100 1000 10000 100000 0.1 1 10 100 500 output impedance ( ? ) frequency (mhz) v s = +5v g = +1 p in = ?30dbm part disabled part enabled 09447-013 figure 36. output im pedance vs. frequency ?33.5 ?31.0 ?28.5 ? 26.0 ?40 ?25 ?10 5 20 35 50 65 80 95 110 125 input offset voltage (v) temperature (c) 09447-042 v s = 5v v s = +3v v s = +5v figure 37. input offset voltage vs. temperature for various supplies ?11.50 ?11.25 ?11.00 ?10.75 ? 10.50 ?40 ?25 ?10 5 20 35 50 65 80 95 110 125 temperature (c) input bias current (a) v s = 5v v s = +5v v s = +3v 09447-046 figure 38. input bias current vs. temperature for various supplies b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 16 of 28 2.5 2.6 2.7 2.8 2.9 3.0 3.1 3.2 ?40 ?25 ?10 5 20 35 50 65 80 95 110 125 supply current (ma) temperature (c) v s = 5v v s = +5v v s = +3v 09447-043 2.375 2.500 2.625 2.750 2.875 3.000 3.125 3.250 3.375 3.500 3.625 3.750 3.875 ?0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 output voltage (v) disable pin (v) time = 2s/div v s = +5v g = +1 v in = 1v +25c +125c ?40c disable pin 09447-056 figure 39. supply current vs. temperature for various supplies figure 42. turn-off time vs. temperature ( ada4897-1 and ada4897-2 ) ?140 ?130 ?120 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ?40 ? 30 0.01 0.1 1 10 isolation (db) frequency (mhz) 100 v s = +5v g = +2 r l = 100 ? v out = 2v p-p 09447-015 ?130 ?120 ?110 ?100 ?90 ?80 ?70 ?60 ?50 ? 40 0.01 0.1 1 10 crosstalk (db) frequency (mhz) v s = +5v g = +2 v out = 2v p-p 100 09447-014 figure 43. forward isolation vs. frequency figure 40. crosstalk, out1 to out2 ( ada4896-2 and ada4897-2 ) 2.375 2.500 2.625 2.750 2.875 3.000 3.125 3.250 3.375 3.500 3.625 3.750 3.875 ?0.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 output voltage (v) disable pin (v) time = 200ns/div v s = +5v g = +1 v in = 1v +25c +125c ?40c disable pin 09447-054 figure 41. turn-on time vs. temperature ( ada4897-1 and ada4897-2 ) b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 17 of 28 theory of operation amplifier description the ada4896-2 / ada4897-1 / ada4897-2 are 1 nv/hz input noise amplifiers that consume 3 ma from supplies ranging from 3 v to 10 v. fabricated on the analog devices sige bipolar process, the ada4896-2 / ada4897-1 / ada4897-2 have a bandwidth in excess of 200 mhz. the amplifiers are unity-gain stable, and the input structure results in an extremely low input 1/f noise for a high speed amplifier. the rail-to-rail output stage is designed to drive the heavy feed- back load required to achieve an overall low output referred noise. to meet more demanding system requirements, the large signal bandwidth of the ada4896-2 / ada4897-1 / ada4897-2 was increased beyond the typical fundamental limits of other low noise, unity-gain stable amplifiers. the maximum offset voltage of 500 v and drift of 0.2 v/c make the ada4896-2 / ada4897-1 / ada4897-2 excellent amplifier choices even when the low noise performance is not needed because there is minimal power penalty in achieving the low input noise or the high bandwidth. input protection the ada4896-2 / ada4897-1 / ada4897-2 are fully protected from esd events, withstanding human body model esd events of 2.5 kv and charged-device model events of 1 kv with no mea- sured performance degradation. the precision input is protected with an esd network between the power supplies and diode clamps across the input device pair, as shown in figure 44. +in esd esd ?v s + v s bias to the rest of the amplifier ?in esd esd 09447-068 figure 44. input stage and protection diodes for differential voltages above approximately 0.7 v, the diode clamps begin to conduct. too much current can cause damage due to excessive heating. if large differential voltages must be sustained across the input terminals, it is recommended that the current through the input clamps be limited to less than 10 ma. series input resistors that are sized appropriately for the expected differential overvoltage provide the needed protection. the esd clamps begin to conduct for input voltages that are more than 0.7 v above the positive supply and input voltages more than 0.7 v below the negative supply. if an overvoltage condition is expected, it is recommended that the input current be limited to less than 10 ma. disable operation figure 45 shows the ada4897-1 / ada4897-2 power-down circuitry. if the disable pin is left unconnected, the base of the input pnp transistor is pulled high through the internal pull-up resistor to the positive supply and the part is turned on. pulling the disable pin to 2 v below the positive supply turns the part off, reducing the supply current to approximately 18 a for a 5 v voltage supply. + v s ?v s disable esd esd i bias to amplifier bias 09447-037 figure 45. disable circuit the disable pin is protected by esd clamps, as shown in figure 45. voltages beyond the power supplies cause these diodes to conduct. for protection of the disable pin, the voltage to this pin should not exceed 0.7 v above the positive supply or 0.7 v below the negative supply. if an overvoltage condition is expected, it is recommended that the input current be limited with a series resistor to less than 10 ma. when the amplifier is disabled, its output goes to a high impedance state. the output impedance decreases as frequency increases; this effect can be observed in figure 36. in disable mode, a forward isolation of 50 db can be achieved at 10 mhz. figure 43 shows the forward isolation vs. frequency data. b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 18 of 28 dc errors figure 46 shows a typical connection diagram and the major dc error sources. r g ? v in + r s ? v ip + i b + i b ? + v out ? r f + v os ? 09447-031 figure 46. typical connection diagram and dc error sources the ideal transfer function (all error sources set to 0 and infinite dc gain) can be written as in g f ip g f out v r r v r r v ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? += 1 (1) this equation reduces to the familiar forms for noninverting and inverting op amp gain expressions, as follows: for noninverting gain (v in = 0 v) ip g f out v r r v ? ? ? ? ? ? ? ? += 1 (2) for inverting gain (v ip = 0 v) in g f out v r r v ? ? ? ? ? ? ? ? ? = (3) the total output voltage error is the sum of errors due to the amplifier offset voltage and input currents. the output error due to the offset voltage can be estimated as ? ? ? ? ? ? ? ? + ? ? ? ? ? ? + ? ++ = g f out pnom p cm offset out r r a v psrr vv cmrr v v v nom error 1 (4) where: is the offset voltage at the specified supply voltage, which is measured with the input and output at midsupply. v cm is the common-mode voltage. v p is the power supply voltage. v pnom is the specified power supply voltage. cmrr is the common-mode rejection ratio. psrr is the power supply rejection ratio. a is the dc open-loop gain. nom offset v the output error due to the input currents can be estimated as + ? ? ? ? ? ? ? ? ? +? ? ? ? ? ? ? ? ? + = b g f s b g f g f out i r r ri r r rr v error 1 1)||( (5) bias current cancellation to cancel the output voltage error due to unmatched bias currents at the inputs, r bp and r bn can be used (see figure 47 ). r g r s r bp r bn r f 09447-048 figure 47. using r bp and r bn to cancel bias current error to compensate for the unmatched bias currents at the two inputs, set r bp and r bn as shown in table 11 . table 11. setting r bn and r bp to cancel bias current errors value of r f ||r g value of r bp () value of r bn () greater than r s r f ||r g ? r s 0 less than r s 0 r s ? r f ||r g table 12 shows sample values for r bp and r bn when r f ||r g > r s and when r f ||r g < r s . table 12. examples of r bn and r bp settings gain r f () r g () r s () r bp () r bn () +2 249 249 50 74.5 0 +10 249 27.4 50 0 25.3 b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 19 of 28 noise considerations figure 48 illustrates the primary noise contributors for the typical gain configurations. the total rms output noise is the root-mean-square of all the contributions. r g r s iep ien + vout_en ? r f ven 4kt r s vn _ r s = 4kt r g vn _ r g = 4kt r f vn _ r f = 09447-034 figure 48. noise sources in typical connection the output noise spectral density can be calculated by [] 2 2 2 2 2 2 2 4 414 _ f g g f s g f f rienktr r r venriepktrs r r ktr envout + ? ? ? ? ? ? ? ? +++ ? ? ? ? ? ? ? ? ++ = (6) where: k is boltzmanns constant. t is the absolute temperature (degrees kelvin). iep and ien represent the amplifier input current noise spectral density (pa/hz). ven is the amplifier input voltage noise spectral density (nv/hz). r s is the source resistance, as shown in figure 48. r f and r g are the feedback network resistances, as shown in figure 48. source resistance noise, amplifier voltage noise ( ven ), and the voltage noise from the amplifier current noise ( iep r s ) are all subject to the noise gain term (1 + r f /r g ). note that with a 1 nv/hz input voltage noise and 2.8 pa/hz input current noise, the noise contributions of the amplifier are relatively small for source resistances from approximately 50 to 700 . figure 49 shows the total rti noise due to the amplifier vs. the source resistance. in addition, the value of the feedback resistors used affects the noise. it is recommended that the value of the feedback resistors be maintained between 250 and 1 k to keep the total noise low. 50 500 noise (nv/ hz) source resistance ( ? ) 5 0.5 50 500 5k 50k total amplifier noise amplifier and resistor noise source resistance noise 09447-057 figure 49. rti noise vs. source resistance capacitance drive capacitance at the output of an amplifier creates a delay within the feedback path that, if within the bandwidth of the loop, can create excessive ringing and oscillation. the ada4896-2 / ada4897-1 / ada4897-2 show the most peaking at a gain of +2 (see figure 9). placing a small snub resistor (r snub ) in series with the amplifier output and the capacitive load mitigates the problem. figure 50 shows the effect of using a snub resistor (r snub ) on reducing the peaking for the worst-case frequency response (gain of +2). using r snub = 100 eliminates the peaking entirely, with the trade-off that the closed-loop gain is reduced by 0.8 db due to attenuation at the output. r snub can be adjusted from 0 to 100 to maintain an acceptable level of peaking and closed- loop gain (see figure 50). ?5 ?4 ?3 ?2 ?1 0 1 2 3 normalized closed-loop gain (db) frequency (mhz) 0.1 1 10 100 r snub = 50 ? r snub = 0 ? r snub = 100 ? ada4896-2 r l 1k? r 1 249? r 2 249 ? c l 39pf r snub v in v out v s = +5v v out = 200mv p-p g = +2 09447-058 figure 50. using a snub resistor to reduce peaking due to output capacitive load b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 20 of 28 applications information typical performance values to reduce design time and eliminate uncertainty, table 13 provides a reference for typical gains, component values, and performance parameters. the supply voltage used is 5 v. the band- width is obtained with a small signal output of 200 mv p-p, and the slew rate is obtained with a 2 v output step. note that as the gain increases, the small signal bandwidth decreases, as is expected from the gain bandwidth product relationship. in addition, the phase margin improves with higher gains, and the amplifier becomes more stable. as a result, the peaking in the frequency response is reduced (see figure 51 ). 2 frequency (mhz) 0.1 1 10 100 500 1 0 ?1 ?2 ?3 ?4 ?5 ?6 v s = +5v v out = 200mv p-p r f = 249 ? r l = 1k ? g = +20 09447-020 g = +10 g = +5 g = +2 g = +1 normalized closed-loop gain (db) figure 51. small signal frequency response at various gains table 13. recommended values and typical performance gain r f () r g () ?3 db bw (mhz) slew rate, t r /t f (v/s) peaking (db) total output noise including resistors (nv/hz) +1 0 n/a 92 78/158 0.8 1.0 +2 249 249 54 101/140 1.2 3.6 +5 249 61.9 30 119/137 0 6.8 +10 249 27.4 17 87/88 0 12.0 +20 249 13.0 9 37/37 0 21.1 b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 21 of 28 low noise, gain selectable amplifier 09447-100 +5v 2 1 8 3 r g1 75 ? ?5v 4 v 01 v in ada4896-2 +5v 6 7 8 5 ?5v 4 v 02 ada4896-2 d1 d2 s1b s1a s2b s3b d3 s2a v1 v2 r f1 75 ? r f2 225? r l using s3b is optional adg633 adg633 r balance 150 ? figure 52. using the ada4896-2 and the adg633 to construct a low noise, gain selectable amplifier to drive a low resistive load a gain selectable amplifier makes processing a wide range of input signals possible. a traditional gain selectable amplifier uses switches in the feedback loops connecting to the inverting input. the switch resistances degrade the noise performance of the amplifier, as well as adding significant capacitance on the inverting input node. the noise and capacitance issues can be especially bothersome when working with low noise amplifiers. also, the switch resistances contribute to nonlinear gain error, which is undesirable. figure 52 presents an innovative switching technique used in the gain selectable amplifier such that the 1 nv/hz noise per- formance of the ada4896-2 is preserved while the nonlinear gain error is much reduced. with this technique, the user can also choose switches with minimal capacitance to optimize the bandwidth of the circuit. in the circuit shown in figure 52 , the switches are implemented with the adg633 and are configured such that either s1a and s2a are on, or s1b and s2b are on. in this example, when the s1a and s2a switches are on, the first stage amplifier gain is +4. when the s1b and s2b switches are on, the first stage amplifier gain is +2. the first set of switches of the adg633 is placed on the output side of the feedback loop, and the second set of switches is used to sample at a point (v1 or v2) where switch resistances and nonlinear resistances do not matter. in this way, the gain error can be reduced while preserving the noise performance of the ada4896-2 . note that the input bias current of the output buffer can cause problems with the impedance of the s2a and s2b sampling switches. both sampling switches are not only nonlinear with voltage but with temperature as well. if this is an issue, place the unused switch of the adg633 (s3b) in the feedback path of the output buffer to balance the bias currents (see figure 52 ). in addition, the bias current of the input amplifier causes an offset at the output that varies based on the gain setting. because the input amplifier and the output buffer are mono- lithic, the relative matching of their bias currents can be used to cancel out the varying offset. placing a resistor equal to the difference between r f2 and r f1 in series with switch s2a results in a more constant offset voltage. the following derivation shows that sampling at v1 yields the desired signal gain without gain error. r s denotes the switch resistance. v2 can be derived using the same method. ? ? ? ? ? ? ? ? + += g1 s1 f1 in 01 r rr vv 1 (7) ? ? ? ? ? ? ? ? ++ + = s1g1 f1 g1 f1 01 rrr rr vv1 (8) substituting equation 1 into equation 2, the following derivation is obtained. ? ? ? ? ? ? ? ? += g1 f1 in r r vv1 1 (9) note that if v 01 yields the desired signal gain without gain error, the buffered output v 02 will also be free from gain error. figure 53 shows the normalized frequency response of the circuit at v 02 . ?30 ?27 ?24 ?21 ?18 ?15 ?12 ?9 ?6 ?3 0 3 6 normalized closed-loop gain (db) frequency (mhz) v s = 5v v in = 100mv p-p r l = 1k ? g = +2 g = +4 0.1 1 10 100 500 09447-064 figure 53. frequency response of v 02 /v in b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 22 of 28 medical ultrasound applications beamformer central control rx beamformer (b and f modes) color doppler processing (f mode) image and motion processing (b mode) spectral doppler processing mode display audio output tx beamformer transducer array hv mux/ demux t/r switches ad9279 aaf vga lna adc 09447-033 cw (analog) beamformer ada4896-2/ ada4897-1/ ada4897-2 figure 54. simplified ultrasound system block diagram overview of the ultrasound system medical ultrasound systems are among the most sophisticated signal processing systems in widespread use today. by transmit- ting acoustic energy into the body and receiving and processing the returning reflections, ultrasound systems can generate images of internal organs and structures, map blood flow and tissue motion, and provide highly accurate blood velocity information. figure 54 shows a simplified block diagram of an ultrasound system. the ultrasound system consists of two main operations: the time gain control (tgc) operation and the continuous wave (cw) doppler operation. the ad9279 integrates the essential components of these two operations into a single ic. it contains eight channels of a variable gain amplifier (vga) with a low noise preamplifier (lna), an an tialiasing filter (aaf), an analog-to-digital converter (adc), and an i/q demodulator with programmable phase rotation. for detailed information about how to use the ad9279 in an ultrasound system, see the ad9279 data sheet. b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 23 of 28 ada4896-2 / ada4897-1 / ada4897-2 in the ultrasound system lna lna ad7982 18-bit adc 2.5v 2.5v 4nf 50? 50? i channel h channel a lo generation 4 reset 4lo+ 4lo? cwi+ cwi? ad9279 c filt c filt r filt 1.5v 1.5v r filt r a r a r a r a ad7982 18-bit adc 2.5v 2.5v 4nf 50? 50? q cwq+ cwq? c filt c filt r filt 1.5v 1.5v r filt 09447-032 ada4896-2/ ada4897-1/ ada4897-2 ada4896-2/ ada4897-1/ ada4897-2 ada4896-2/ ada4897-1/ ada4897-2 ada4896-2/ ada4897-1/ ada4897-2 figure 55. using the ada4896-2 / ada4897-1 / ada4897-2 as filters, i-to-v converters, current summer s, and adc drivers after the i/q outputs of the ad9279 the ada4896-2 / ada4897-1 / ada4897-2 are used in the cw doppler path in the ultrasound application after the i/q demod- ulators of the ad9279 . doppler signals can be typically between 100 hz to 100 khz. the low noise floor and high dynamic range of the ada4896-2 / ada4897-1 / ada4897-2 make them excellent choices for processing weak doppler signals. the rail-to-rail output and the high output current drive of the ada4896-2 / ada4897-1 / ada4897-2 make them suitable candidates for the i-to-v converter, current summer, and adc driver. figure 55 shows an interconnection block diagram of all eight channels of the ad9279 . two stages of the ada4896-2 amplifiers are used. the first stage performs an i-to-v conver- sion and filters the high frequency content that results from the demodulation process. the second stage of the ada4896-2 amplifiers is used to sum the output currents of multiple ad9279 devices, to provide gain, and to drive the ad7982 device, an 18-bit sar adc. the output-referred noise of the cw signal path depends on the lna gain, the selection of the first stage summing amplifier, and the value of r filt . to determine the output-referred noise, it is important to know the active low-pass filter (lpf) values r a , r filt , and c filt , as shown as figure 55 . typical filter values for all eight channels of a single ad9279 are 100 for r a , 500 for r filt , and 2.0 nf for c filt ; these values implement a 100 khz, single-pole lpf. the gain of the i-to-v converter can be increased by increasing the filter resistor, r filt . to keep the corner frequency unchanged, decrease the filter capacitor, c filt , by the same factor. the factor limiting the magnitude of the gain is the output swing and drive capability of the op amp selected for the i-to-v converter, in this example, the ada4896-2 / ada4897-1 / ada4897-2 . because any amplifier has limited drive capability, a finite number of channels can be summed. b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 24 of 28 layout considerations to ensure optimal performance, careful and deliberate attention must be paid to the board layout, signal routing, power supply bypassing, and grounding. ground plane it is important to avoid ground in the areas under and around the input and output of the ada4896-2 / ada4897-1 / ada4897-2 . stray capacitance created between the ground plane and the input and output pads of a device is detrimental to high speed amplifier performance. stray capacitance at the inverting input, along with the amplifier input capacitance, lowers the phase margin and can cause instability. stray capacitance at the output creates a pole in the feedback loop, which can reduce phase margin and can cause the circuit to become unstable. power supply bypassing power supply bypassing is a critical aspect in the performance of the ada4896-2 / ada4897-1 / ada4897-2 . a parallel connec- tion of capacitors from each power supply pin to ground works best. smaller value capacitor el ectrolytics offer better high frequency response, whereas larger value capacitor electrolytics offer better low frequency performance. paralleling different values and sizes of capacitors helps to ensure that the power supply pins are provided with a low ac impedance across a wide band of frequencies. this is important for minimiz- ing the coupling of noise into the amplifierespecially when the amplifier psrr begins to roll offbecause the bypass capacitors can help lessen the degradation in psrr performance. the smallest value capacitor should be placed on the same side of the board as the amplifier and as close as possible to the amp- lifier power supply pins. the ground end of the capacitor should be connected directly to the ground plane. it is recommended that a 0.1 f ceramic capacitor with a 0508 case size be used. the 0508 case size offers low series inductance and excellent high frequency performance. a 10 f electrolytic capacitor should be placed in parallel with the 0.1 f capacitor. depending on the circuit parameters, some enhancement to performance can be realized by adding additional capacitors. each circuit is different and should be analyzed individually for optimal performance. b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 25 of 28 outline dimensions compliant to jedec standards mo-187-aa 6 0 0.80 0.55 0.40 4 8 1 5 0.65 bsc 0.40 0.25 1.10 max 3.20 3.00 2.80 coplanarity 0.10 0.23 0.09 3.20 3.00 2.80 5.15 4.90 4.65 pin 1 identifier 15 max 0.95 0.85 0.75 0.15 0.05 10-07-2009-b figure 56. 8-lead mini small outline package [msop] (rm-8) dimensions shown in millimeters 2.44 2.34 2.24 top view 8 1 5 4 0.30 0.25 0.20 bottom view pin 1 index area seating plane 0.80 0.75 0.70 1.70 1.60 1.50 0.203 ref 0.05 max 0.02 nom 0.50 bsc exposed pad 3.10 3.00 sq 2.90 p i n 1 i n d i c a t o r ( r 0 . 1 5 ) for proper connection of the exposed pad, refer to the pin configuration and function descriptions section of this data sheet. coplanarity 0.08 0.50 0.40 0.30 compliant to jedec standards mo-229-weed 01-24-2011-b figure 57. 8-lead lead frame chip scale package [lfcsp_wd] 3 mm 3 mm body, very very thin, dual lead (cp-8-11) dimensions shown in millimeters b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. | page 26 of 28 controlling dimensions are in m illimeters; i nch dimensions (in parentheses) are rounded-off millimeter equivalents for reference only and are not appropriate for use in design. compliant to jedec standards ms-012-aa 012407-a 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157) 0.50 (0.0196) 0.25 (0.0099) 45 8 0 1.75 (0.0688) 1.35 (0.0532) seating plane 0.25 (0.0098) 0.10 (0.0040) 4 1 85 5.00 (0.1968) 4.80 (0.1890) 4.00 (0.1574) 3.80 (0.1497) 1.27 (0.0500) bsc 6.20 (0.2441) 5.80 (0.2284) 0.51 (0.0201) 0.31 (0.0122) coplanarity 0.10 figure 58. 8-lead standard small outline package [soic_n] narrow body (r-8) dimensions shown in millimeters and (inches) compliant to jedec standards mo-178-ab 10 4 0 seating plane 1.90 bsc 0.95 bsc 0.60 bsc 65 123 4 3.00 2.90 2.80 3.00 2.80 2.60 1.70 1.60 1.50 1.30 1.15 0.90 0 .15 max 0 .05 min 1.45 max 0.95 min 0.20 max 0.08 min 0.50 max 0.30 min 0.55 0.45 0.35 pin 1 indicator 12-16-2008-a figure 59. 6-lead small outline transistor package [sot-23] (rj-6) dimensions shown in millimeters b
data sheet ada4896-2/ada4897-1/ada4897-2 rev. | page 27 of 28 compliant to jedec standards mo-187-ba 091709-a 6 0 0.70 0.55 0.40 5 10 1 6 0.50 bsc 0.30 0.15 1.10 max 3.10 3.00 2.90 coplanarity 0.10 0.23 0.13 3.10 3.00 2.90 5.15 4.90 4.65 pin 1 identifier 15 max 0.95 0.85 0.75 0.15 0.05 figure 60. 10-lead mini small outline package [msop] (rm-10) dimensions shown in millimeters ordering guide model 1 temperature range package description package option ordering quantity branding ada4896-2armz ?40c to +125c 8-lead msop rm-8 50 h2p ada4896-2armz-r7 ?40c to +125c 8-lead msop rm-8 1,000 h2p ada4896-2armz-rl ?40c to +125c 8-lead msop rm-8 3,000 h2p ada4896-2acpz-r2 ?40c to +125c 8-lead lfcsp_wd cp-8-11 250 h2p ada4896-2acpz-r7 ?40c to +125c 8-lead lfcsp_wd cp-8-11 1,500 h2p ada4896-2acpz-rl ?40c to +125c 8-lead lfcsp_wd cp-8-11 5,000 h2p ADA4896-2ACP-EBZ evaluation board for the 8-lead lfcsp ada4896-2arm-ebz evaluation board for the 8-lead msop ada4897-1arz ?40c to +125c 8-lead soic_n r-8 98 ada4897-1arz-r7 ?40c to +125c 8-lead soic_n r-8 1,000 ada4897-1arz-rl ?40c to +125c 8-lead soic_n r-8 2,500 ada4897-1arjz-r2 ?40c to +125c 6-lead sot-23 rj-6 250 h2k ada4897-1arjz-r7 ?40c to +125c 6-lead sot-23 rj-6 3,000 h2k ada4897-1arjz-rl ?40c to +125c 6-lead sot-23 rj-6 10,000 h2k ada4897-1ar-ebz evaluation board for the 8-lead soic_n ada4897-1arj-ebz evaluation board for the 6-lead sot-23 ada4897-2armz ?40c to +125c 10-lead msop rm-10 50 h2n ada4897-2armz-r7 ?40c to +125c 10-lead msop rm-10 1,000 h2n ada4897-2armz-rl ?40c to +125c 10-lead msop rm-10 3,000 h2n ada4897-2arm-ebz evaluation board for the 10-lead msop 1 z = rohs compliant part. b
ada4896-2/ada4897-1/ada4897-2 data sheet rev. b | page 28 of 28 notes ?2012 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d09447-0-4/12(b)

▲Up To Search▲

Price & Availability of ADA4896-2ACP-EBZ

	To Download ADA4896-2ACP-EBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .